

**RECEIVED**  
**CENTRAL FAX CENTER**  
**OCT 24 2007**

Application No. 10826433 (Docket: CNTR.2076)  
37 CFR 1.111 Amendment dated 10/24/2007  
Reply to Office Action of 10/22/2007

**AMENDMENTS TO THE SPECIFICATION**

Please delete the section entitled "SUMMARY OF THE INVENTION" in its entirety and substitute the following section therefor:

**SUMMARY OF THE INVENTION**

[0020.1] The present invention, among other applications, is directed to solving these and other problems and disadvantages of the prior art. The present invention provides a superior technique for performing cryptographic operations within a microprocessor. In one embodiment, an apparatus for performing cryptographic operations is provided. The apparatus includes a ~~cryptographic instruction~~ fetch logic and execution logic. The fetch logic is disposed within a microprocessor and is configured to receive a cryptographic instruction is received by a microprocessor as part of an instruction flow executing on the microprocessor. The cryptographic instruction prescribes one of the cryptographic operations, and also one of a plurality of data block sizes. The execution logic is disposed within the microprocessor and is operatively coupled to the cryptographic instruction. The execution logic executes the one of the cryptographic operations. The execution logic has a block size controller that employs the one of a plurality of data block sizes during execution of the one of the cryptographic operations.

[0021] One aspect of the present invention contemplates an apparatus for performing cryptographic operations. The apparatus has a cryptography unit within a microprocessor and block size logic. The cryptography unit executes one of the cryptographic operations responsive to receipt by the microprocessor of a cryptographic instruction within an instruction flow that prescribes the one of the cryptographic operations. The cryptographic instruction is fetched from memory by fetch logic in the microprocessor. The cryptographic instruction also prescribes a block size to be employed when executing the one of the cryptographic operations. The block size logic is operatively coupled within the cryptography unit. The block size logic directs the device to employ the block size when performing the one of the cryptographic operations.

[0022] Another aspect of the present invention provides a method for performing cryptographic operations in a device. The method includes, within a microprocessor,

Application No. 10826433 (Docket: CNTR.2076)  
37 CFR 1.111 Amendment dated 10/24/2007  
Reply to Office Action of 10/22/2007

~~receiving-fetching~~ a cryptographic instruction from memory that prescribes employment of particular ~~data-block~~data block size during execution of one of a plurality of cryptographic operations; and, within the microprocessor, executing the cryptographic instruction and employing the particular data block size when ~~executing-performing~~ the one of the cryptographic operations.